

Discrete Control of Response for Cybersecurity in Industrial Control


Gwenaël Delaval, Ayan Hore, Stéphane Mocanu,
Lucie Muller, Eric Rutten

Lig, Université Grenoble Alpes, Inria, Grenoble INP

Synchron 2021

Cybersecurity in Industrial Control Systems


- Industrial Control Systems (ICS): critical infrastructure
- Need for cybersecurity
- Control of a **response mechanism** to potential attacks
- Proposal: use of **controller synthesis** to produce automatically a **controller** for this response mechanism



Controlled ICS

Industrial control system:


- composed of *Remote Terminal Units* (RTU), connected with sensors and actuators of the physical process
- *Programmable Logic Controllers* (PLC)
- PLCs and RTUs are connected by a LAN
- PLCs run *programs* controlling the RTUs (possibly several programs by PLC)



Controlled ICS

Industrial control system:

- composed of *Remote Terminal Units* (RTU), connected with sensors and actuators of the physical process
- *Programmable Logic Controllers* (PLC)
- PLCs and RTUs are connected by a LAN
- PLCs run *programs* controlling the RTUs (possibly several programs by PLC)



Attacks on PLCs → need for dynamic reconfigurations

Responses to attacks

What kind of response to attacks/alarms?

- Type of attacks considered: **alarms on PLCs**, triggered by an Intrusion Detection System (IDS)
- Dynamic reconfigurations:
 - **isolation** of nodes on the LAN
 - **execution location** of programs on PLCs
 - **execution modes**: Nominal, Degraded, Safe
- Execution modes \Rightarrow different execution times

Responses to attacks

What kind of response to attacks/alarms?

- Type of attacks considered: **alarms on PLCs**, triggered by an Intrusion Detection System (IDS)
- Dynamic reconfigurations:
 - **isolation** of nodes on the LAN
 - **execution location** of programs on PLCs
 - **execution modes**: Nominal, Degraded, Safe
- Execution modes \Rightarrow different execution times


Objectives

- execution of programs on non-alarmed PLCs
- keep programs in Nominal or Degraded modes as long as possible
- bound execution time on each PLC

Cybersecurity as a Control Problem

Closing the loop:

- inputs: **alarms** from the IDS
- outputs: **isolation of nodes** of the LAN, **modes** and **execution location** of programs
- state: current execution modes/location of programs




Combinatorics of solutions \Rightarrow **controller difficult to program "manually"**

Heptagon/BZR

Automation of controller generation: use of Heptagon/BZR

- Managed system modelled as automata and (synchronous) dataflow equations
- Controllable variables defined at runtime by a **synthesized controller**, to enforce *synthesis objectives*: invariant temporal properties
- Controller synthesized **offline**



Classical design cycle

Programmer

Model-checker

Does my program satisfy the property P ?

No.

Does my (modified) program satisfy the property P ?

No.

Does my (modified) program satisfy the property P ?

No.

Heptagon/BZR design cycle

Programmer

My program is **nondeterministic**.
Can you please **constrain it** so that
it satisfies the property P ?

BZR chain tool

Sure: here is the constraint.

Synchronous programming in Heptagon/BZR


```

node alloc(r : bool) returns (g : bool)
let
  automaton
    state Idle
      do g = false until r then Alloc
    state Alloc
      do g = true until (not r) then Idle
  end
tel

node main(r0,r1 : bool) returns (g0,g1 : bool)
let
  g0 = inlined alloc(r0);
  g1 = inlined alloc(r1);
tel

```

main(r_0, r_1) = (g_0, g_1)



t	1	2	3	4	5	6	7	8	...
r_0	0	1	1	1	1	0	0	0	...
r_1	0	0	0	1	1	1	1	1	...
g_0	0	0	1	1	1	1	0	0	...
g_1	0	0	0	0	1	1	1	1	...

```
node main(r0,r1 : bool) returns (g0,g1 : bool)
```

```
let
```

```
  g0 = inlined alloc(r0);
```

```
  g1 = inlined alloc(r1);
```

```
tel
```

t	1	2	3	4	5	6	7	8	...
r_0	0	1	1	1	1	0	0	0	...
r_1	0	0	0	1	1	1	1	1	...
g_0	0	0	1	1	1	1	0	0	...
g_1	0	0	0	0	1	1	1	1	...

```

node main(r0,r1 : bool) returns (g0,g1 : bool)
  contract
  assume true
  enforce not (g0 & g1)
let
  g0 = inlined alloc(r0);
  g1 = inlined alloc(r1);
tel

```

t	1	2	3	4	5	6	7	8	...
r_0	0	1	1	1	1	0	0	0	...
r_1	0	0	0	1	1	1	1	1	...
g_0	0	0	1	1	1	1	0	0	...
g_1	0	0	0	0	1	1	1	1	...

- contract mechanism

```

node main(r0,r1 : bool) returns (g0,g1 : bool)
  contract
  assume true
  enforce not (g0 & g1) with (c0,c1:bool)
let
  g0 = inlined alloc(r0 & c0);
  g1 = inlined alloc(r1 & c1);
tel

```

t	1	2	3	4	5	6	7	8	...
r_0	0	1	1	1	1	0	0	0	...
r_1	0	0	0	1	1	1	1	1	...
g_0	0	0	1	1	1	1	0	0	...
g_1	0	0	0	0	0	0	1	1	...

- contract mechanism
- nondeterminism: **controllable variables**

```
node main(r0,r1 : bool) returns (g0,g1 : bool)
```

```
  var c0,c1:bool
```

```
  let
```

```
    (c0,c1) = controller(r0,r1);
```

```
    g0 = inlined alloc(r0 & c0);
```

```
    g1 = inlined alloc(r1 & c1);
```

```
  tel
```

t	1	2	3	4	5	6	7	8	...
r_0	0	1	1	1	1	0	0	0	...
r_1	0	0	0	1	1	1	1	1	...
g_0	0	0	1	1	1	1	0	0	...
g_1	0	0	0	0	0	0	1	1	...

- contract mechanism
- nondeterminism: **controllable variables**
- constraint: **controller** computed by **discrete controller synthesis**

Method for obtention of response mechanism controller

Using Heptagon/BZR:


- model PLCs and programs as **automata + dataflow equations**
- express response objectives as ***synthesis objectives***
- compile and synthesize the controller

Modelling ICS

Problem stated as:


- a set of n control programs $P_i, i = 1, \dots, n$;
- a set of p PLCs $C_j, j = 1, \dots, p$;
- \max_j is the maximum cycle duration of PLC C_j ;
- n_{ij} is the duration of the nominal version of program P_i on PLC C_j ;
- d_{ij} is the duration of the degraded version of program P_i on PLC C_j .

PLC model



- Input: alarm, true when the IDS detects an alarm for this PLC
- Output: plc_avail, true when the PLC is “available” (until first alarm)

PLC model



- Input: alarm, true when the IDS detects an alarm for this PLC
- Output: plc_avail, true when the PLC is “available” (until first alarm)

Parallel instances for each PLC:


```
plc_avail1 = plc(alarm1);
```

```
⋮
```

```
plc_availp = plc(alarmp);
```

Program model

```
node prog<<dn1, ..., dnp, dd1, ..., ddp>>
  (c_exec_loc:arch_element;
   deg, safe, cw, sw:bool)
  = (mode:prog_mode; exec_loc:arch_element;
     dur1, ..., durp:int)
```



- states corresponding to program modes: Nominal (N), Degraded (D), Safe (S)
- input c_exec_loc: controllable variable, control the location of the program

Program model — instances

Node prog instantiated for each program:

$$\begin{aligned}
 (\text{mode}_1, \text{ex_loc}_1, \text{dur}_{11}, \dots, \text{dur}_{1p}) &= \\
 &\text{prog}\langle\langle n_{11}, \dots, n_{1p}, d_{11}, \dots, d_{1p} \rangle\rangle (\text{el}_1, \text{cd}_1, \text{es}_1 \text{ or } \text{cs}_1, \text{cw}_1, \text{sw}_1); \\
 &\vdots \\
 (\text{mode}_n, \text{ex_loc}_n, \text{dur}_{n1}, \dots, \text{dur}_{np}) &= \\
 &\text{prog}\langle\langle n_{n1}, \dots, n_{np}, d_{n1}, \dots, d_{np} \rangle\rangle (\text{el}_n, \text{cd}_n, \text{es}_n \text{ or } \text{cs}_n, \text{cw}_n, \text{sw}_n);
 \end{aligned}$$

In this instantiation:

- el_i are controllable variables for **execution locations** of program i
- cd_i and cs_i are controllable variables for switching programs to **degraded** or **safe** modes
- dur_{ij} is:
 - 0 if program i is not executed on PLC j ;
 - duration of current mode, if program i is executed on PLC j

Global cost model and control objectives

Computation of total duration of programs on each PLC:

$$\text{dur_plc}_1 = \text{dur}_{11} + \dots + \text{dur}_{n1}$$

$$\vdots$$

$$\text{dur_plc}_p = \text{dur}_{1p} + \dots + \text{dur}_{np}$$

Global cost model and control objectives

Computation of total duration of programs on each PLC:

$$\text{dur_plc}_1 = \text{dur}_{11} + \dots + \text{dur}_{n1}$$

⋮

$$\text{dur_plc}_p = \text{dur}_{1p} + \dots + \text{dur}_{np}$$

Synthesis objective: cycle duration on PLCs

Duration of execution of programs on PLCs should be **less than the cycle time of this PLC**

$$\text{enforce } \bigwedge_{i=1}^p \text{dur_plc}_i \leq \text{max}_i$$

Control objectives (contd)

Synthesis objective: no program on attacked PLCs

$$\text{enforce } \bigwedge_{i=1}^p \neg \text{plc_avail}_i \Rightarrow (\text{dur_plc}_i = 0)$$

Synthesis objective: dependencies between safe/emergency stops modes

$$\text{enforce } (\text{mode}_i = \text{Safe}) \Rightarrow (\text{mode}_j = \text{Safe})$$

Control objectives (contd)

Synthesis objective: no program on attacked PLCs

$$\text{enforce } \bigwedge_{i=1}^p \neg \text{plc_avail}_i \Rightarrow (\text{dur_plc}_i = 0)$$

Synthesis objective: dependencies between safe/emergency stops modes

$$\text{enforce } (\text{mode}_i = \text{Safe}) \Rightarrow (\text{mode}_j = \text{Safe})$$

One-step optimization: maximize Nominal modes

```
count1 = if mode1 = Nominal then 1 else 0;
```

```
...
```


```
countn = if moden = Nominal then 1 else 0;
```

```
count = count1 + ... + countn
```

→ maximize count at each execution step


Simulation example

Use-case scenario: 3 programs on 2 PLCs



Scalability

Synthesis time for n programs, running on n PLCs



Conclusion

Conclusion

- Approach for the cybersecurity of Industrial Control Systems
- Automated reaction by self-protection to attacks
- Automatically produced controller by controller synthesis

Conclusion

Conclusion

- Approach for the cybersecurity of Industrial Control Systems
- Automated reaction by self-protection to attacks
- Automatically produced controller by controller synthesis

Perspectives

- use of modularity, or hierarchical/distributed controllers to handle scalability
- larger size use-case experiment
- consider possible attacks on communication between the self-protection manager and PLCs

Why (not) use Heptagon/BZR?

Gwenaël Delaval

Lig, Université Grenoble Alpes, etc.

Synchron 2021

Heptagon/BZR design cycle

Programmer

My program is **nondeterministic**.
Can you please **constrain it** so that
it satisfies the property P ?

BZR chain tool

Sure: here is the constraint.

(Actual) Heptagon/BZR design cycle

Programmer

My program is nondeterministic.
Can you please constrain it so that
it satisfies the property P ?

My (modified) program is nondeter-
ministic. Can you please constrain it
so that it satisfies the property P ?

My (modified) program is nondeter-
ministic. Can you please **constrain it**
so that it satisfies the property P ?

BZR chain tool

This is not possible.

This is not possible.

This is not possible.

Example: delayable tasks

```
node delayable(r,c,e:bool) returns (act:bool)
```

```
let
```

```
  automaton
```

```
    state Idle
```

```
      do act = false
```

```
      unless (r & c) then Active
```

```
        | r then Wait
```

```
    state Wait
```

```
      do act = false
```

```
      unless c then Active
```

```
    state Active
```


```
      do act = true
```

```
      unless e then Idle
```

```
  end
```

```
tel
```

delayable(r, c, e) = (act)



Example (cont'd)

Set of n **exclusive delayable tasks**

$\text{ntasks}(r_1, \dots, r_n, e_1, \dots, e_n)$ $= (a_1, \dots, a_n)$

$ca_1 = a_1 \wedge (a_2 \vee \dots \vee a_n)$

...

$ca_{n-1} = a_{n-1} \wedge a_n$

assume true

enforce $\neg(ca_1 \vee \dots \vee ca_{n-1})$

with c_1, \dots, c_n

$a_1 = \text{inlined delayable}(r_1, c_1, e_1)$

...

$a_n = \text{inlined delayable}(r_n, c_n, e_n)$

Example: composition

$\text{main}(r_1, \dots, r_{2n}, e_1, \dots, e_{2n})$ $= (a_1, \dots, a_{2n})$
$ca_1 = a_1 \wedge (a_2 \vee \dots \vee a_{2n})$
...
$ca_{2n-1} = a_{2n-1} \wedge a_{2n}$
assume true
enforce $\neg(ca_1 \vee \dots \vee ca_{2n-1})$
with \emptyset
$(a_1, \dots, a_n) = \text{ntasks}(r_1, \dots, r_n, e_1, \dots, e_n)$
$(a_{n+1}, \dots, a_{2n}) = \text{ntasks}(r_{n+1}, \dots, r_{2n}, e_{n+1}, \dots, e_{2n})$

→ **the contract of ntasks is not controllable enough** to enforce the main contract

Example (refinement, naive version)

Contract refinement for composition of several ntasks components:

$\text{ntasks}(c, r_1, \dots, r_n, e_1, \dots, e_n)$ $= (a_1, \dots, a_n)$
$ca_1 = a_1 \wedge (a_2 \vee \dots \vee a_n)$... $ca_{n-1} = a_{n-1} \wedge a_n$ $\text{one} = a_1 \vee \dots \vee a_n$
assume true $\text{enforce } \neg(ca_1 \vee \dots \vee ca_{n-1}) \wedge (c \vee \neg \text{one})$
$\text{with } c_1, \dots, c_n$
$a_1 = \text{inlined delayable}(r_1, c_1, e_1)$... $a_n = \text{inlined delayable}(r_n, c_n, e_n)$

(Actual) Heptagon/BZR design cycle

Programmer

My program is **nondeterministic**.
Can you please **constrain** it so that
it satisfies the property P ?

BZR chain tool

Sure: here is the constraint.

(Actual) Heptagon/BZR design cycle

Programmer

BZR chain tool

My program is **nondeterministic**.
Can you please **constrain it** so that
it satisfies the property P ?

Sure: here is the constraint.

But... The constrained program is
stuck in the initial state!

(Actual) Heptagon/BZR design cycle

Programmer

My program is **nondeterministic**.
Can you please **constrain it** so that
it satisfies the property P ?

But... The constrained program is
stuck in the initial state!

BZR chain tool

Sure: here is the constraint.

Well... isn't the prop-
erty satisfied or not?

(Actual) Heptagon/BZR design cycle

Programmer

My program is **nondeterministic**.
Can you please **constrain it** so that
it satisfies the property P ?

But... The constrained program is
stuck in the initial state!

BZR chain tool

Sure: here is the constraint.

Well... isn't the prop-
erty satisfied or not?



Example: composition, 2nd try

$\text{main}(r_1, \dots, r_{2n}, e_1, \dots, e_{2n})$ $= (a_1, \dots, a_{2n})$
$ca_1 = a_1 \wedge (a_2 \vee \dots \vee a_{2n})$
...
$ca_{2n-1} = a_{2n-1} \wedge a_{2n}$
assume true
enforce $\neg(ca_1 \vee \dots \vee ca_{2n-1})$
with c
$(a_1, \dots, a_n) = \text{ntasks}(c, r_1, \dots, r_n, e_1, \dots, e_n)$
$(a_{n+1}, \dots, a_{2n}) = \text{ntasks}(\neg c, r_{n+1}, \dots, r_{2n}, e_{n+1}, \dots, e_{2n})$

→ Synthesis succeed, but the controllers of `ntasks` cannot allow the tasks to go into the active state !

Example (refinement, correct version)

Use of environment hypothesis to allow **more permissive behaviours**:

$\text{ntasks}(c, r_1, \dots, r_n, e_1, \dots, e_n) = (a_1, \dots, a_n)$
$ca_1 = a_1 \wedge (a_2 \vee \dots \vee a_n)$
\dots
$ca_{n-1} = a_{n-1} \wedge a_n$
$\text{one} = a_1 \vee \dots \vee a_n$
$\text{pone} = \text{false fby one}$
$\text{pc} = \text{false fby } c$
$\text{ppc} = \text{false fby pc}$
$\text{atleast2} = \neg(\neg\text{ppc} \wedge \text{pc} \wedge \neg c)$
$\text{assume } (\text{pone} \Rightarrow c) \wedge \text{atleast2}$
$\text{enforce } \neg(ca_1 \vee \dots \vee ca_{n-1}) \wedge (\neg c \Rightarrow \neg\text{one})$
$\text{with } c_1, \dots, c_n$
$a_1 = \text{inlined delayable}(r_1, c_1, e_1)$
\dots
$a_n = \text{inlined delayable}(r_n, c_n, e_n)$

Diagnosis problems (ongoing work)

- Synthesis can fail: information provided to the programmer?
 - model-checking/verification tools: path of input values leading do fault states
 - controller synthesis: dealing with **controllable** inputs?
 - → **tree** of uncontrollable/controllable input values

Diagnosis problems (ongoing work)

- Synthesis can fail: information provided to the programmer?
 - model-checking/verification tools: path of input values leading do fault states
 - controller synthesis: dealing with **controllable** inputs?
 - → **tree** of uncontrollable/controllable input values
- Over-constrained controller
 - Information to the programmer: set of reachable states? set of “relevant” reachable states?

Diagnosis problems (ongoing work)

- Synthesis can fail: information provided to the programmer?
 - model-checking/verification tools: path of input values leading do fault states
 - controller synthesis: dealing with **controllable** inputs?
 - → **tree** of uncontrollable/controllable input values
- Over-constrained controller
 - Information to the programmer: set of reachable states? set of “relevant” reachable states?
- Issues with:
 - modularity (what if synthesis fails because of contracts of subnodes?)
 - abstractions (synthesis on over-approximations)

Actual conclusion (or perspectives?)

Why/in which cases use Heptagon/BZR and controller synthesis?

- It is fun!
- Do automatically part of the programming work: useful in
 - Closed systems
 - Where part of the problem is combinatorics
 - Where system can be easily modelled as Boolean/basic numerical equations

Actual conclusion (or perspectives?)

Why/in which cases use Heptagon/BZR and controller synthesis?

- It is fun!
- Do automatically part of the programming work: useful in
 - Closed systems
 - Where part of the problem is combinatorics
 - Where system can be easily modelled as Boolean/basic numerical equations

Why you shouldn't actually use it?

- Comparison with real-time scheduling / constraint programming not clear (TBD)
- Under capitalism, trying to automate other one's jobs can be a bad idea
- Controller synthesis is not climate-friendly
- ... and no control on the rebound effect.