Synchron 2021

An iCalendar is available.

Monday, 22 NovemberNov 2021

09:15–09:30	Opening Organizers: Timothy Bourke (Inria Paris), Thérèse Hardin (UPMC - LIP6), and Marc Pouzet (ENS)
09:30–10:30	Adventures in Verification Land for Glorified Ring Buffers Kai Engelhardt (gh.st)
10:30–11:00	Coffee
11:00–11:45	The Došen Square under construction: A tale of four modalities Michael Mendler (Uni. Bamberg)
11:45–12:30	Zélus to DynIbex : compilation toward an interval CSP framework for contracts verification François Pessaux (ENSTA)
12:30–14:00	Lunch
14:00–14:45	Modelling urban energy networks with Modelica: the scalability challenge Benoît Caillaud (Inria Rennes)
14:45–15:30	Model-based Diagnostics: a research agenda Albert Benveniste (Inria Rennes)
15:30–16:00	Coffee
16:00–18:00	An introduction to Faust Yann Orlarey (GRAME) and Tanguy Risset (INSA Lyon) (GRAME and INSA Lyon)
18:00–19:30	free time
19:30–21:00	Dinner

Tuesday, 23 NovemberNov 2021

09:00–09:45	Exploring Worst-Case Scenarios of Self-Stabilizing Algorithms Erwan Jahier (Verimag/CNRS)
09:45–10:30	Synchronous semantics of multi-mode multi-periodic systems Frédéric Fort (Université de Lille)
10:30–11:00	Coffee
11:00–11:45	Reachability analysis in the Zélus language François Bidet (LIX, CNRS, École polytechnique, Institut Polytechnique de Paris)
11:45–12:30	Towards control structures in Vélus Basile Pesin (Inria/ENS)
12:30–14:00	Lunch
14:00–14:45	From Playing with Constraints to Thinking in Terms of Limits — Towards New Research Directions in CS Florence Maraninchi (VERIMAG)
14:45–15:30	Polymorphic Types for Inferring and Verifying Array Sizes Baptiste Pauget (ANSYS/Inria/ENS)
15:30–16:00	Coffee
16:00–16:25	ProbZelus: A (hybrid) probabilistic synchronous language Guillaume Baudart (Inria/ENS)
16:25–17:25	Simulating functional real-time requirements with Stimulus Bertrand Jeannet (Dassault Systèmes)
17:25–18:00	Synchron Business Meeting Robert de Simone (Inria Sophia Antipolis - Méditerranée)
18:00–18:45	free time
18:45–19:30	Apéritif
19:30–21:00	Dinner

Wednesday, 24 NovemberNov 2021

09:00–09:45	Extracting Mode Diagrams from Blech Code Reinhard von Hanxleden (Kiel University)
09:45–10:30	Discrete Control of Response for Cybersecurity in Industrial Control Gwenaël Delaval (Université Grenoble Alpes)
10:30–11:00	Coffee
11:00–11:45	Toward formal verification of software based on the LET paradigm Fabien Siron (Krono-Safe/INRIA)
11:45–12:30	A formal microstep Esterel semantics Lionel Rieg (VERIMAG)
12:30–13:30	Lunch
13:30–16:30	Visit to Safran Aeronautical and Space Museum
16:30–18:30	Tasting of Macarons de Réau
18:30–19:30	free time
19:30–21:00	Dinner

Thursday, 25 NovemberNov 2021

09:00–09:45	Efficient C Code Generation from CCSL Baptiste Allorant (University of Kiel)
09:45–10:30	Enumeration and Deduction Driven Co-Synthesis of CCSL Specifications Using Reinforcement Learning Frédéric Mallet (Inria Sophia Antipolis Méditerranée)
10:30–11:00	Coffee
11:00–11:45	Constraining end-to-end delays in multi-periodic Lustre programs Timothy Bourke (Inria/ENS)
11:45–12:30	Neural Net Validation - classical CS and high school maths to the rescue Kai Engelhardt (gh.st)
12:30–14:00	Lunch
14:00–14:45	Formal Verification Impact in SW Development Cycles Véronique Delebarre (SafeRiver)
14:45–15:30	Weaving synchronous reactions into the fabric of SSA-form compilers Hugo Pompougnac (Inria)
15:30–16:00	Coffee
16:00–16:45	A Executable Semantics for Zelus Marc Pouzet (ENS/Inria)
16:45–17:30	The Došen Square under construction: A tale of four modalities — part II Michael Mendler (University of Bamberg)
17:30–19:30	free time
19:30–21:00	Dinner

Friday, 26 NovemberNov 2021

09:00–09:45	A simple process algebra for modeling synchronous languages Luigi Liquori (Inria) and Michael Mendler (Uni. Bamberg) (Inria and Uni. Bamberg)
09:45–10:30	Interactive verification of Lustre programs in Vélus Paul Jeanmaire (Inria/ENS)
10:30–11:00	Coffee
11:00–11:45	A study about causality analysis Astyax Nourel (IRIF)
11:45–12:30	Using Structured Spreadsheets to Develop Smart Contracts Colin Gonzalez (IRIF and Nomadic Labs)
12:30–13:30	Lunch